Please use this identifier to cite or link to this item:
|Title:||Realizing live sequence charts in SystemVerilog||Authors:||Wang, H.H.
|Issue Date:||2007||Citation:||Wang, H.H.,Sun, J.,Qin, S.,Dong, J.S. (2007). Realizing live sequence charts in SystemVerilog. First Joint IEEE/IFIP Symposium on Theoretical Aspects of Software Engineering, TASE '07 : 379-388. ScholarBank@NUS Repository. https://doi.org/10.1109/TASE.2007.41||Abstract:||The design of an embedded control system starts with an investigation of properties and behaviors of the process evolving within its environment, and an analysis of the requirement for its safety performance. In early stages, system requirements are often specified as scenarios of behavior using sequence charts for different use cases. This specification must be precise, intuitive and expressive enough to capture different aspects of embedded control systems. As a rather rich and useful extension to the classical message sequence charts, Live Sequence Charts (LSC), which provide a rich collection of constructs for specifying both possible and mandatory behaviors, are very suitable for designing an embedded control system. However, it is not a trivial task to realize a high-level design model in executable program codes effectively and correctly. This paper tackles the challenging task by providing a mapping algorithm to automatically synthesize SystemVerilog programs from given LSC specifications. © 2007 IEEE.||Source Title:||First Joint IEEE/IFIP Symposium on Theoretical Aspects of Software Engineering, TASE '07||URI:||http://scholarbank.nus.edu.sg/handle/10635/40009||ISBN:||0769528562||DOI:||10.1109/TASE.2007.41|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on May 23, 2019
checked on May 22, 2019
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.