Please use this identifier to cite or link to this item:
Title: Domain Wall Pinning in Magnetic Logic Devices
Keywords: Magnetic Logic, Domain Wall Pinning, Racetrack Memory, Ferromagnetic Nanowire
Issue Date: 16-Jan-2013
Citation: RUAN XIAOFAN (2013-01-16). Domain Wall Pinning in Magnetic Logic Devices. ScholarBank@NUS Repository.
Abstract: Magnetic logic devices have attracted significant amount of attention in recent years, thanks to their low power consumption and non-volatility. However, one important issue needs to be resolved before these devices can become reality, namely the pinning of magnetic domain walls. In this project, we investigate a method for pinning domain walls by locally modifying the saturation magnetization (Ms). Micromagnetic simulations indicated that the pinning strength of the proposed domain wall traps varies linearly with the change in Ms, thus making the pinning strength easily controllable. Furthermore, the study showed that under certain conditions, the pinning strengths of these traps are not affected by variations in trap lengths, rendering the traps tolerant to fabrication variations. Subsequent experiments successfully showed that local variations of Ms, induced by Focused Ion Beam (FIB) irradiation, can indeed achieve domain wall pinning. However, more detailed analysis was hindered by a large measurement noise.
Appears in Collections:Master's Theses (Open)

Show full item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
RuanXF.pdf4.42 MBAdobe PDF



Page view(s)

checked on May 21, 2019


checked on May 21, 2019

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.