Please use this identifier to cite or link to this item:
DC FieldValue
dc.titleMethod of fabricating a CMOS device with dual metal gate electrodes
dc.contributor.authorPARK, CHANG SEO
dc.contributor.authorCHO, BYUNG JIN
dc.contributor.authorBALASUBRAMANIAN, NARAYANAN T.
dc.identifier.citationPARK, CHANG SEO,CHO, BYUNG JIN,BALASUBRAMANIAN, NARAYANAN T. (2008-01-08). Method of fabricating a CMOS device with dual metal gate electrodes. ScholarBank@NUS Repository.
dc.description.abstractA method of constructing a dual metal gate CMOS structure that uses an ultra thin aluminum nitride (AIN.sub.x) buffer layer between the metal gate and gate dielectric during processing for preventing the gate dielectric from being exposed in the metal etching process. After the unwanted gate metal is etched away, the CMOS structure is annealed. During the annealing, the buffer layer is completely consumed through reaction with the metal gate and a new metal alloy is formed, resulting in only a minimal increase in the equivalent oxide thickness. The buffer layer and gate metals play a key role in determining the work functions of the metal/dielectric interface, since the work functions of the original gate metals are modified as a result of the annealing process.
dc.contributor.departmentELECTRICAL & COMPUTER ENGINEERING
dc.description.patenttypeGranted Patent
dc.contributor.patentassigneeNATIONAL UNIVERSITY OF SINGAPORE
Appears in Collections:Staff Publications

Show simple item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
US7316950.PDF122.68 kBAdobe PDF



Page view(s)

checked on Jan 20, 2022


checked on Jan 20, 2022

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.