Please use this identifier to cite or link to this item:
https://scholarbank.nus.edu.sg/handle/10635/32592
DC Field | Value | |
---|---|---|
dc.title | Method to deposit a platinum seed layer for use in selective copper plating | |
dc.contributor.author | ZHOU, MEI SHENG | |
dc.contributor.author | XU, GUO-QIN | |
dc.contributor.author | CHAN, LAP | |
dc.date.accessioned | 2012-05-02T02:27:30Z | |
dc.date.available | 2012-05-02T02:27:30Z | |
dc.date.issued | 2001-06-26 | |
dc.identifier.citation | ZHOU, MEI SHENG,XU, GUO-QIN,CHAN, LAP (2001-06-26). Method to deposit a platinum seed layer for use in selective copper plating. ScholarBank@NUS Repository. | |
dc.identifier.uri | http://scholarbank.nus.edu.sg/handle/10635/32592 | |
dc.description.abstract | A method of fabricating single and dual damascene copper interconnects is achieved. A semiconductor substrate layer is provided. Conductive traces are provided in an isolating dielectric layer. An intermetal dielectric layer is deposited overlying the conductive traces and the isolating dielectric layer. The intermetal dielectric layer is patterned to form trenches to expose the top surfaces of the underlying conductive traces. A barrier layer is deposited overlying the intermetal dielectric layer, the exposed conductive traces, and within the trenches. A platinum ionic seed solution is coated inside the trenches and overlying the barrier layer. A platinum seed layer is deposited from the ionic seed solution by exposing the platinum ionic seed solution to ultraviolet light. A copper layer is deposited by electroless plating to form copper interconnects, where the copper layer is only deposited overlying the platinum seed layer in the trenches, and where the deposition stops before the copper layer fills the trenches. The exposed barrier layer is polished down to the top surface of the intermetal dielectric layer. An encapsulation layer is deposited overlying the copper interconnects and the intermetal dielectric layer to complete the fabrication of the integrated circuit device. | |
dc.description.uri | http://libproxy1.nus.edu.sg/login?url=http://dx.doi.org/http://analytics.patsnap.com/patent_view/view?pn=US6251781 | |
dc.source | PatSnap | |
dc.type | Patent | |
dc.contributor.department | CHEMISTRY | |
dc.identifier.isiut | NOT_IN_WOS | |
dc.description.patentno | US6251781 | |
dc.description.patenttype | Granted Patent | |
dc.contributor.patentassignee | CHARTERED SEMICONDUCTOR MANUFACTURING LTD. (SINGAPORE, SG) | |
dc.contributor.patentassignee | NATIONAL UNIVERSITY OF SINGAPORE | |
Appears in Collections: | Staff Publications |
Show simple item record
Files in This Item:
File | Description | Size | Format | Access Settings | Version | |
---|---|---|---|---|---|---|
US6251781.PDF | 108.49 kB | Adobe PDF | OPEN | Published | View/Download |
Google ScholarTM
Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.