Please use this identifier to cite or link to this item: https://scholarbank.nus.edu.sg/handle/10635/247284
DC FieldValue
dc.titleEXPLORATION OF GALLIUM OXIDE DEVICES FOR POWER APPLICATIONS
dc.contributor.authorHE MINGHAO
dc.date.accessioned2024-02-29T18:00:39Z
dc.date.available2024-02-29T18:00:39Z
dc.date.issued2023-08-05
dc.identifier.citationHE MINGHAO (2023-08-05). EXPLORATION OF GALLIUM OXIDE DEVICES FOR POWER APPLICATIONS. ScholarBank@NUS Repository.
dc.identifier.urihttps://scholarbank.nus.edu.sg/handle/10635/247284
dc.description.abstractBeta gallium oxide (β-Ga<sub>2</sub>O<sub>3</sub>) is an emerging candidate for the next generation of power devices, particularly Schottky barrier diode (SBD) and metal-oxide-semiconductor field-effect transistors (MOSFET). However, the development of Ga<sub>2</sub>O<sub>3</sub> power device fabrication is still at its early stage. This thesis addresses and proposes solutions for issues that are still problems for Ga<sub>2</sub>O<sub>3</sub> based devices. The first part of the thesis demonstrates a method to improve the SBD’s subthreshold slope (61 mV/dec) and uniformity across the wafer by inserting an Al-reacted interfacial layer between the metal and semiconductor. Despite the exceptional characteristics of the Ga<sub>2</sub>O<sub>3</sub> SBD, the lack of p-type Ga<sub>2</sub>O<sub>3</sub> is preventing it from achieving even higher voltage blocking capability. In the second part, solutions to achieve p-type alternatives for Ga<sub>2</sub>O<sub>3</sub> are investigated, including heterojunctions based on NiO<sub>x</sub>/Ga<sub>2</sub>O<sub>3</sub> and Ga<sub>2</sub>O<sub>3</sub>/p-GaN, and current blocking layer based on Mg-Ga<sub>2</sub>O<sub>3</sub>. The unipolar operation characteristic of Ga<sub>2</sub>O<sub>3</sub> also raises concerns for Ga<sub>2</sub>O<sub>3</sub>-based metal-oxide-semiconductor field-effect-transistor (MOSFET), as conventional Ga<sub>2</sub>O<sub>3</sub> MOSFET typically operate in depletion-mode (D-mode). In the final segment of the thesis, an innovative approach is presented, which introduces an enhancement-mode (E-mode) Ga<sub>2</sub>O<sub>3</sub> MOSFET based on charge trapping layer (CTL) technique.
dc.language.isoen
dc.subjectGa<sub>2</sub>O<sub>3</sub>, power device, SBD, MOSFET, fabrication, semiconductor
dc.typeThesis
dc.contributor.departmentELECTRICAL & COMPUTER ENGINEERING
dc.contributor.supervisorKah Wee Ang
dc.contributor.supervisorYu Hongyu
dc.description.degreePh.D
dc.description.degreeconferredDOCTOR OF PHILOSOPHY (CDE-ENG)
dc.identifier.orcid0000-0001-5249-6480
Appears in Collections:Ph.D Theses (Open)

Show simple item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
HeMH.pdf5.81 MBAdobe PDF

OPEN

NoneView/Download

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.