Please use this identifier to cite or link to this item: https://scholarbank.nus.edu.sg/handle/10635/225258
Title: DESIGN OF LOW POWER, HARDWARE-AWARE ANALOG MEMORY-BASED ACCELERATORS FOR DEEP LEARNING
Authors: VELURI HASITA
ORCID iD:   orcid.org/0000-0002-0549-8341
Keywords: DTCO for IoT, memristors, hardware accelerators, analog memory accelerators, DFT using analog memories
Issue Date: 3-Jan-2022
Citation: VELURI HASITA (2022-01-03). DESIGN OF LOW POWER, HARDWARE-AWARE ANALOG MEMORY-BASED ACCELERATORS FOR DEEP LEARNING. ScholarBank@NUS Repository.
URI: https://scholarbank.nus.edu.sg/handle/10635/225258
Appears in Collections:Ph.D Theses (Closed)

Show full item record
Files in This Item:
There are no files associated with this item.

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.