Please use this identifier to cite or link to this item:
https://scholarbank.nus.edu.sg/handle/10635/174694
DC Field | Value | |
---|---|---|
dc.title | 3D VISUAL INSPECTION OF IC BONDING WIRES | |
dc.contributor.author | HAN XIAO | |
dc.date.accessioned | 2020-09-08T08:51:24Z | |
dc.date.available | 2020-09-08T08:51:24Z | |
dc.date.issued | 1998 | |
dc.identifier.citation | HAN XIAO (1998). 3D VISUAL INSPECTION OF IC BONDING WIRES. ScholarBank@NUS Repository. | |
dc.identifier.uri | https://scholarbank.nus.edu.sg/handle/10635/174694 | |
dc.description.abstract | This thesis describes a visual inspection system for IC bonding wires. The aim is to detect defects such as lifted, tight and sagging wires, which are related to the 3D wire profiles. The system is based on the application of the stereo vision technique. Using a single-camera setup, stereo views of the IC chip can be obtained by rotating the chip under the camera. After analyzing the imaging geometry of the stereo system, procedures are proposed to calculate necessary system parameters for the reconstruction of 3D depth information. Rectification of the stereo image pair, which is necessary to achieve a simple epipolar geometry, is also discussed. Edges of the wire image are detected and localized with subpixel accuracy. Two different algorithms have been developed to extract the edge features: one is based on the step edge model, the other on the line-edge model. Edges are then linked to form curves, and matching is conducted between the two ordered curve lists of a stereo pair. The matching process is divided into two steps. The first step is to find the local optimum match for each curve; results from local matching are then combined to give the global optimum. Test images are analyzed and the results clearly show the potential of the approach. The estimated resolution of the height measurement is 14 µm, which is about one-fortieth of the maximum height of the wire loops. The processing time for a stereo image pair is of the order of seconds when the host computer is a 300 MHz Pentium II PC. The high speed in solving the stereo matching problem makes this approach well suited for real time implementation with appropriate hardware. | |
dc.source | CCK BATCHLOAD 20200918 | |
dc.type | Thesis | |
dc.contributor.department | ELECTRICAL ENGINEERING | |
dc.contributor.supervisor | ONG SIM HENG | |
dc.contributor.supervisor | YE QIN ZHONG | |
dc.description.degree | Master's | |
dc.description.degreeconferred | MASTER OF ENGINEERING | |
Appears in Collections: | Master's Theses (Restricted) |
Show simple item record
Files in This Item:
File | Description | Size | Format | Access Settings | Version | |
---|---|---|---|---|---|---|
b20615796.pdf | 6.04 MB | Adobe PDF | RESTRICTED | None | Log In |
Google ScholarTM
Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.