Please use this identifier to cite or link to this item: https://scholarbank.nus.edu.sg/handle/10635/16804
DC FieldValue
dc.titleSemiconductor nanowires for future nanoscale application: Synthesis, characterization and nanoelectronic devices
dc.contributor.authorYANG WEIFENG
dc.date.accessioned2010-04-15T18:35:03Z
dc.date.available2010-04-15T18:35:03Z
dc.date.issued2009-08-04
dc.identifier.citationYANG WEIFENG (2009-08-04). Semiconductor nanowires for future nanoscale application: Synthesis, characterization and nanoelectronic devices. ScholarBank@NUS Repository.
dc.identifier.urihttp://scholarbank.nus.edu.sg/handle/10635/16804
dc.description.abstractAs one of the most promising candidates of next generation nanoelectronics devices, semiconductor nanowires (NWs) have attracted much attention in the research world. Here, we report that single crystallized semiconductor nanowires, such as Silicon nanowires (SiNW), Silicon Germanium nanowires (Si1-xGex NWs), are successfully synthesized by using Vapor-Liquid-Solid (VLS) mechanism. The material morphology and compound properties are investigated. More experiment is carried out to integrate the grown semiconductor NWs with high-N: dielectric and metal Source and Drain (S/D). Hence, high performance Schottky Barrier (SB) Si or Si1-xGex nanowire based MOSFETs are demonstrated and studied. To improve the device performance, we try different high-k gate oxide and metal S/D. Both long channel (1um) and short channel (65nm) devices are successfully fabricated. The annealing effect to improve the schottky contact of the devices is discussed. Such devices have p-MOSFET performance due to high work function metal used for metal S/D. The effective barrier height which is modulated by the back gate control can be the main factor to dominate the device operation. From the device characteristic data measured in different temperatures, we extract the real schottky barrier height (SBH).
dc.language.isoen
dc.subjectsemiconductor nanowire, High k dielectric, MOSFET, Schottky barrier, nanoelectronics, Vapor-Liquid-Solid method
dc.typeThesis
dc.contributor.departmentELECTRICAL & COMPUTER ENGINEERING
dc.contributor.supervisorLEE SUNGJOO
dc.contributor.supervisorCHO BYUNG-JIN
dc.description.degreePh.D
dc.description.degreeconferredDOCTOR OF PHILOSOPHY
dc.identifier.isiutNOT_IN_WOS
Appears in Collections:Ph.D Theses (Open)

Show simple item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
Thesis_Yang Weifeng_Full version .pdf7.86 MBAdobe PDF

OPEN

NoneView/Download

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.