Please use this identifier to cite or link to this item:
https://doi.org/10.1109/LPE.2006.4271798
| Title: | Analysis of super cut-off transistors for ultralow power digital logic circuits | Authors: | Raychowdhury, Arijit Fong, Xuanyao Chen, Qikai Roy, Kaushik |
Keywords: | Science & Technology Technology Computer Science, Hardware & Architecture Engineering, Electrical & Electronic Computer Science Engineering carbon nanotube FETs tunneling transistors |
Issue Date: | 1-Jan-2006 | Publisher: | ASSOC COMPUTING MACHINERY | Citation: | Raychowdhury, Arijit, Fong, Xuanyao, Chen, Qikai, Roy, Kaushik (2006-01-01). Analysis of super cut-off transistors for ultralow power digital logic circuits. International Symposium on Low Power Electronics and Design : 2-7. ScholarBank@NUS Repository. https://doi.org/10.1109/LPE.2006.4271798 | Source Title: | International Symposium on Low Power Electronics and Design | URI: | https://scholarbank.nus.edu.sg/handle/10635/156201 | ISBN: | 1-59593-462-6 | DOI: | 10.1109/LPE.2006.4271798 |
| Appears in Collections: | Staff Publications Elements |
Show full item record
Files in This Item:
| File | Description | Size | Format | Access Settings | Version | |
|---|---|---|---|---|---|---|
| Raychowdhury et al. - 2006 - Analysis of Super Cut-off Transistors for Ultralow Power Digital Logi.pdf | Published version | 3.86 MB | Adobe PDF | OPEN | None | View/Download |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.