Please use this identifier to cite or link to this item:
Title: Design of a correlator for UWB transceivers
Authors: ZHOU LEI
Keywords: UWB, Correlator, Multiplier, Integrator, CMOS, analog
Issue Date: 25-Jul-2006
Citation: ZHOU LEI (2006-07-25). Design of a correlator for UWB transceivers. ScholarBank@NUS Repository.
Abstract: The thesis describes the design and implementation of a wideband analog correlator for UWB transceivers. The analog time integrating correlator consists of a transconductor based multiplier and a transconductor-C integrator. In order to increase the bandwidth of the multiplier, a pole-zero cancellation technique is proposed. Similar to the shunt-peaking technique, an inductor is added at the output of the multiplier. The simulation has shown that the bandwidth can be increased by 5 times from 2 GHz to 10 GHz. The transconductor in the integrator is implemented with a simple inverter that operates in the saturation region. The chip is fabricated in a commercial 0.18-I?m CMOS process and operates under a 1.8-V supply. The test results show that the correlator is able to operate with an input of 0.2-ns narrow monocycle pulse at 50-MHz repetition rate and produce a correct integrated output. The power consumption of the correlator is 13.6mW.
Appears in Collections:Master's Theses (Open)

Show full item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
Design of a Correlator for UWB transceivers.pdf3.09 MBAdobe PDF



Page view(s)

checked on Apr 19, 2019


checked on Apr 19, 2019

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.