Please use this identifier to cite or link to this item:
Title: Automated application-specific instruction set generation
Authors: XU CE
Keywords: ASIP, Design Automation, Data Flow Graph, Sub-Graph Isomorphism, DAG Covering, Branch-and-Bound
Issue Date: 9-Feb-2006
Citation: XU CE (2006-02-09). Automated application-specific instruction set generation. ScholarBank@NUS Repository.
Abstract: Extensible instruction-set processors are effective for large complex embedded applications. However, the performance of such reconfigurable processors relies on successfully finding the critical custom instruction set. To reduce this intensive task which is traditionally performed by experts, an automated custom instruction generation system is developed in this research. The proposed system first explores the applicationa??s data flow graph and generates all valid custom instruction candidates, subjected to pre-configured resource constraints. Next a custom instruction set is selected using a greedy algorithm, guided by intelligent speedup estimation of each candidate. Finally, the system optimally maps an application onto the newly generated instruction set. This work uses MiBench to study the parameters that affect the speedup, including input-output constraints, custom instruction set size and cross-application compilation. A case study on H.264/AVC is performed and results are presented. Experiments show the proposed system is able to identify the critical patterns, achieving 15%-70% speedup.
Appears in Collections:Master's Theses (Open)

Show full item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
MEng Thesis Xu Ce.pdf1.17 MBAdobe PDF



Page view(s)

checked on Apr 26, 2019


checked on Apr 26, 2019

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.