Please use this identifier to cite or link to this item: https://scholarbank.nus.edu.sg/handle/10635/13486
DC FieldValue
dc.titleDesign and simulation of sub-quarter micron MOSFETs
dc.contributor.authorSREEDHARAN PILLAI SREELAL
dc.date.accessioned2010-04-08T10:33:30Z
dc.date.available2010-04-08T10:33:30Z
dc.date.issued2003-12-11
dc.identifier.citationSREEDHARAN PILLAI SREELAL (2003-12-11). Design and simulation of sub-quarter micron MOSFETs. ScholarBank@NUS Repository.
dc.identifier.urihttp://scholarbank.nus.edu.sg/handle/10635/13486
dc.description.abstractGrooved gate MOSFETS are known to alleviate many of the short-channel and hot-carrier effects that arise when MOSFET devices are scaled down to very short channel lengths. In this work a systematic comparison of all the major electrical characteristics of grooved gate device with conventional planar device is done at gate lengths of 100 nm. An optimised process flow is presented mainly to overcome two of its major drawbacks - higher gate-to-source/drain parasitic capacitance and lack of a self-aligned and integrated gate structure. The resulting device structure exhibits significantly enhanced electrical characteristics. An analytical model for the gate-to-drain and gate-to-source capacitance characteristics of the grooved gate device and its application to the device with effective channel length of 70 nm are then presented. It features an extrinsic capacitance model that incorporates the strong bias dependence of overlap capacitance and leads to better comprehension of the issues involved in optimisation and analysis of not only such novel device structures but source/drain engineered conventional planar devices also.
dc.language.isoen
dc.subjectGrooved gate MOSFET, Parasitic capacitance, Self-aligned gate, Overlap capacitance, Bias dependence, Optimisation
dc.typeThesis
dc.contributor.departmentELECTRICAL & COMPUTER ENGINEERING
dc.contributor.supervisorSAMUDRA, GANESH S
dc.description.degreePh.D
dc.description.degreeconferredDOCTOR OF PHILOSOPHY
dc.identifier.isiutNOT_IN_WOS
Appears in Collections:Ph.D Theses (Open)

Show simple item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
Introductory.PDF74.06 kBAdobe PDF

OPEN

NoneView/Download
Chapter1.pdf35.78 kBAdobe PDF

OPEN

NoneView/Download
Chapter2.pdf686.93 kBAdobe PDF

OPEN

NoneView/Download
Chapter3.pdf901.18 kBAdobe PDF

OPEN

NoneView/Download
Chapter4.pdf1.21 MBAdobe PDF

OPEN

NoneView/Download
Chapter5.pdf1.33 MBAdobe PDF

OPEN

NoneView/Download
Chapter6.pdf844.11 kBAdobe PDF

OPEN

NoneView/Download
Chapter7.pdf234.82 kBAdobe PDF

OPEN

NoneView/Download
Chapter8.pdf26.92 kBAdobe PDF

OPEN

NoneView/Download
References.PDF44.76 kBAdobe PDF

OPEN

NoneView/Download
Appendices.PDF226.06 kBAdobe PDF

OPEN

NoneView/Download

Page view(s)

246
checked on May 18, 2019

Download(s)

1,736
checked on May 18, 2019

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.