1. ScholarBank@NUS
  2. 2. Students
  3. ETD
  4. Ph.D Theses (Open)
Please use this identifier to cite or link to this item: https://scholarbank.nus.edu.sg/handle/10635/13070
DC FieldValue
dc.titleLow-power instruction-caches design for embedded microprocessors
dc.contributor.authorZHU XIAOPING
dc.date.accessioned2010-04-08T10:29:40Z
dc.date.available2010-04-08T10:29:40Z
dc.date.issued2008-01-27
dc.identifier.citationZHU XIAOPING (2008-01-27). Low-power instruction-caches design for embedded microprocessors. ScholarBank@NUS Repository.
dc.identifier.urihttp://scholarbank.nus.edu.sg/handle/10635/13070
dc.description.abstractCache memories are widely used in modern microprocessors and usually constitute a big percentage of the chipb
dc.language.isoen
dc.subjectCache, Memory, Low-power, Microprocessor, Reconfiguration
dc.typeThesis
dc.contributor.departmentELECTRICAL & COMPUTER ENGINEERING
dc.contributor.supervisorTAY TENG TIOW
dc.description.degreePh.D
dc.description.degreeconferredDOCTOR OF PHILOSOPHY
dc.identifier.isiutNOT_IN_WOS
Appears in Collections:Ph.D Theses (Open)

Show simple item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
MyThesis.pdf1.21 MBAdobe PDF

OPEN

NoneView/Download

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.