Browsing by Author Das, A.

Select a letter below to browse by last name or type
0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z


Showing results 1 to 20 of 21  next >
Issue DateTitleAuthor(s)
2009A CRT based watermark for multiparty multilevel DRM architectureThomas, T.; Emmanuel, S.; Das, A.; Kankanhalli, M.S. 
2012A design flow for partially reconfigurable heterogeneous multi-processor platformsLi, J.; Das, A.; Kumar, A. 
2013Aging-aware hardware-software task partitioning for reliable reconfigurable multiprocessor systemsDas, A.; Kumar, A. ; Veeravalli, B. 
2014Combined DVFS and mapping exploration for lifetime and soft-error susceptibility improvement in MPSoCsDas, A.; Kumar, A. ; Veeravalli, B.; Bolchini, C.; Miele, A.
2013Communication and migration energy aware design space exploration for multicore systems with intermittent faultsDas, A.; Kumar, A. ; Veeravalli, B. 
2014Communication and migration energy aware task mapping for reliable multiprocessor systemsDas, A.; Kumar, A. ; Veeravalli, B. 
2013Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systemsSingh, A.K.; Das, A.; Kumar, A. 
2012Energy-aware communication and remapping of tasks for reliable multimedia multiprocessor systemsDas, A.; Kumar, A. ; Veeravalli, B. 
2013Energy-aware dynamic reconfiguration of communication-centric applications for reliable MPSoCsDas, A.; Singh, A.K.; Kumar, A. 
2014Energy-aware task mapping and scheduling for reliable embedded computing systemsDas, A.; Kumar, A. ; Veeravalli, B. 
2012Fault-aware task Re-mapping for throughput constrained multimedia applications on NoC-based MPSoCsDas, A.; Kumar, A. 
2012Fault-tolerant network interface for spatial division multiplexing based network-on-chipDas, A.; Kumar, A. ; Veeravalli, B. 
2013Improving autonomous soft-error tolerance of FPGA through LUT configuration bit manipulationDas, A.; Venkataraman, S.; Kumar, A. 
9-Sep-2013Jahn-Teller assisted polaron hopping and associated dielectric response of PrFe0.5Mn0.5O2.95Ganeshraj, C.; Kavita, S.; Mahendiran, R. ; Sharma, N.; Das, A.; Santhosh, P.N.
2012Minimizing power consumption of spatial division based networks-on-chip using multi-path and frequency reductionWang, S.H.; Das, A.; Kumar, A. ; Corporaal, H.
2009Privacy preserving multiparty multilevel DRM architectureSachan, A.; Emmanuel, S.; Das, A.; Kankanhalli, M.S. 
2013RAPIDITAS: RAPId design-space-exploration incorporating trace-based analysis and simulationSingh, A.K.; Das, A.; Kumar, A. 
2013Reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systemsDas, A.; Kumar, A. ; Veeravalli, B. 
2013Run-time mapping for reliable many-cores based on energy/performance trade-offsBolchini, C.; Carminati, M.; Miele, A.; Das, A.; Kumar, A. ; Veeravalli, B. 
2009Secure multimedia content delivery with multiparty multilevel DRM architectureThomas, T.; Emmanuel, S.; Das, A.; Kankanhalli, M.S.