Skip navigation
IVLE
Email
Library
Map
Calendar
Home
Research Outputs
View research outputs
Deposit publication / dataset
Researchers
Help
FAQs
Contact us
Guidelines
Log in
ScholarBank@NUS
Research Outputs
Browsing by Author
Chin, H.-C.
Enter a last name
Select a letter below to browse by last name or type
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
Or
Results/Page
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Showing results 1 to 20 of 40
next >
Refman
EndNote
Bibtex
RefWorks
Excel
CSV
PDF
Send via email
Issue Date
Title
Author(s)
2006
50 nm silicon-on-insulator N-MOSFET featuring multiple stressors: Silicon-carbon source/drain regions and tensile stress silicon nitride liner
Ang, K.-W.
;
Chui, K.-J.
;
Chin, H.-C.
;
Foo, Y.-L.
;
Du, A.
;
Deng, W.
;
Li, M.-F.
;
Samudra, G.
;
Balasubramanian, N.
;
Yeo, Y.-C.
2008
A new salicidation process with solid Antimony (Sb) segregation (SSbS) for achieving sub-0.1 eV effective schottky barrier height and parasitic series resistance reduction in N-channel transistors
Wong, H.-S.
;
Koh, A.T.-Y.
;
Chin, H.-C.
;
Lee, R.T.-P.
;
Chan, L.
;
Samudra, G.
;
Yeo, Y.-C.
2010
A new self-aligned contact technology for III-V MOSFETs
Guo, H.
;
Zhang, X.
;
Chin, H.-C.
;
Gong, X.
;
Koh, S.-M.
;
Zhan, C.
;
Luo, G.-L.
;
Chang, C.-Y.
;
Lin, H.-Y.
;
Chien, C.-H.
;
Han, Z.-Y.
;
Huang, S.-C.
;
Cheng, C.-C.
;
Ko, C.-H.
;
Wann, C.H.
;
Yeo, Y.-C.
2008
A new silane-ammonia surface passivation technology for realizing inversion-type surface-channel aAs N-MOSFET with 160 nm gate length and high-quality metal-gate/high-k dielectric stack
Chin, H.-C.
;
Zhu, M.
;
Lee, Z.-C.
;
Liu, X.
;
Tan, K.-M.
;
Lee, H.K.
;
Shi, L.
;
Tang, L.-J.
;
Tung, C.-H.
;
Lo, G.-Q.
;
Tan, L.-S.
;
Yeo, Y.-C.
2007
Carrier backscattering characteristics of strained N-MOSFET featuring silicon-carbon source/drain regions
Ang, K.-W.
;
Chin, H.-C.
;
Chui, K.-J.
;
Li, M.-F.
;
Samudra, G.
;
Yeo, Y.-C.
Nov-2007
Carrier backscattering characteristics of strained silicon-on-insulator n-MOSFETs featuring silicon-carbon source/drain regions
Ang, K.-W.
;
Chin, H.-C.
;
Chui, K.-J.
;
Li, M.-F.
;
Samudra, G.S.
;
Yeo, Y.-C.
2006
Carrier transport characteristics of Sub-30 nm strained N-channel FinFETs featuring silicon-carbon source/drain regions and methods for further performance enhancement
Liow, T.-Y.
;
Tan, K.-M.
;
Chin, H.-C.
;
Lee, R.T.P.
;
Tung, C.-H.
;
Samudra, G.S.
;
Balasubramanian, N.
;
Yeo, Y.-C.
2010
Diamond-like carbon (DLC) liner with highly compressive stress formed on algan/gan mos-hemts with in situ silane surface passivation for performance enhancement
Liu, X.
;
Liu, B.
;
Low, E.K.F.
;
Chin, H.-C.
;
Liu, W.
;
Yang, M.
;
Tan, L.S.
;
Yeo, Y.-C.
2008
Epitaxial growth of single crystalline Ge films on GaAs substrates for CMOS device integration
Chin, H.-C.
;
Zhu, M.
;
Samudra, G.
;
Yeo, Y.-C.
2008
Fabrication of gate stack with high gate work function for implantless enhancement-mode GaAs n -channel metal-oxide-semiconductor field effect transistor applications
Zhu, M.
;
Chin, H.-C.
;
Samudra, G.S.
;
Yeo, Y.-C.
2008
Fabrication of p-MOSFETs on germanium epitaxially grown on gallium arsenide substrate by chemical vapor deposition
Zhu, M.
;
Chin, H.-C.
;
Samudra, G.S.
;
Yeo, Y.-C.
2010
Fluorine incorporation in hfalo gate dielectric for defect passivation and effect on electrical characteristics of In0.53 Ga0.47 As n-MOSFETs
Chin, H.-C.
;
Gong, X.
;
Wang, L.
;
Yeo, Y.-C.
2013
Germanium multiple-gate field-effect transistors formed on germanium-on-insulator substrate
Liu, B.
;
Gong, X.
;
Zhan, C.
;
Han, G.
;
Chin, H.-C.
;
Ling, M.-L.
;
Li, J.
;
Liu, Y.
;
Hu, J.
;
Daval, N.
;
Veytizou, C.
;
Delprat, D.
;
Nguyen, B.-Y.
;
Yeo, Y.-C.
Jan-2010
High-permittivity dielectric stack on gallium nitride formed by silane surface passivation and metal-organic chemical vapor deposition
Liu, X.
;
Chin, H.-C.
;
Tan, L.S.
;
Yeo, Y.-C.
2010
III-V MOSFETs with a new self-aligned contact
Zhang, X.
;
Guo, H.
;
Ko, C.-H.
;
Wann, C.H.
;
Cheng, C.-C.
;
Lin, H.-Y.
;
Chin, H.-C.
;
Gong, X.
;
Lim, P.S.Y.
;
Luo, G.-L.
;
Chang, C.-Y.
;
Chien, C.-H.
;
Han, Z.-Y.
;
Huang, S.-C.
;
Yeo., Y.-C.
2010
III-V MOSFETs: Surface passivation for gate stack, source/drain and channel strain engineering, self-aligned contact metallization
Yeo, Y.-C.
;
Chin, H.-C.
;
Gong, X.
;
Guo, H.
;
Zhang, X.
Feb-2011
III-V multiple-gate field-effect transistors with high-mobility In 0.7Ga0.3As channel and epi-controlled retrograde-doped Fin
Chin, H.-C.
;
Gong, X.
;
Wang, L.
;
Lee, H.K.
;
Shi, L.
;
Yeo, Y.-C.
2007
In situ silane passivation of gallium arsenide and deposition of high-permittivity gate dielectric for MOS applications
Zhu, M.
;
Chin, H.-C.
;
Tung, C.-H.
;
Yeo, Y.-C.
Jun-2008
In situ surface passivation and CMOS-compatible palladium-germanium contacts for surface-channel gallium arsenide MOSFETs
Chin, H.-C.
;
Zhu, M.
;
Tung, C.-H.
;
Samudra, G.S.
;
Yeo, Y.-C.
Jan-2011
In situ surface passivation of gallium nitride for metalOrganic chemical vapor deposition of high-permittivity gate dielectric
Liu, X.
;
Chin, H.-C.
;
Tan, L.-S.
;
Yeo, Y.-C.