Skip navigation
IVLE
Email
Library
Map
Calendar
Home
Research Outputs
View research outputs
Deposit publication / dataset
Researchers
Help
FAQs
Contact us
Guidelines
Log in
ScholarBank@NUS
Research Outputs
Browsing by Author
FERNANDO,SHAKITH DEVINDA
Enter a last name
Select a letter below to browse by last name or type
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
Or
Results/Page
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Showing results 1 to 9 of 9
Refman
EndNote
Bibtex
RefWorks
Excel
CSV
PDF
Send via email
Issue Date
Title
Author(s)
2007
A fast reconfigurable and area efficient encryption engine using partial reconfiguration
Ye, Z.
;
Fernando, S.D.
;
Ha, Y.
;
Chen, N.
2008
Design of a high speed pseudo-random bit sequence based time resolved single photon counter on FPGA
Tian, H.
;
Fernando, S.
;
Soon, H.W.
;
Ha, Y.
;
Chen, N.
2005
Design of networked reconfigurable encryption engine
Fernando, S.
;
Yajun, H.
2007
Multi-processor system-level synthesis for multiple applications on platform FPGA
Kumar, A.
;
Fernando, S.
;
Ha, Y.
;
Mesman, B.
;
Corporaal, H.
1-Jul-2008
Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA
Kumar, A.
;
Fernando, S.
;
Ha, Y.
;
Mesman, B.
;
Corporaal, H.
18-Aug-2008
Pseudo-random single photon counting for time-resolved optical measurement
Zhang, Q.
;
Soon, H.W.
;
Tian, H.
;
Fernando, S.
;
Ha, Y.
;
Chen, N.G.
2008
SFPGA - A scalable switch based FPGA architecture and design methodology
Fernando, S.
;
Chen, X.
;
Ha, Y.
2008
Tighter WCET analysis of input dependent programs with classified-cache memory architecture
Yanhui, L.
;
Fernando, S.D.
;
Heng, Y.
;
Xiaolei, C.
;
Yajun, H.
;
Teng, T.T.
2010
Ultra storage-efficient time digitizer for pseudorandom single photon counter implemented on a field-programmable gate array
Tian, H.
;
Fernando, S.
;
Soon, H.W.
;
Qiang, Z.
;
Zhang, C.
;
Ha, Y.
;
Chen, N.