Browsing by Author ABHIK ROYCHOUDHURY

Select a letter below to browse by last name or type
0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z


Showing results 50 to 69 of 97 < previous   next >
Issue DateTitleAuthor(s)
2007Memory model sensitive bytecode verificationHuynh, T.Q.; Roychoudhury, A. 
2011Mining message sequence graphsKumar, S. ; Khoo, S.-C. ; Roychoudhury, A. ; Lo, D.
2005Modeling control speculation for timing analysisLi, X.; Mitra, T. ; Roychoudhury, A. 
2004Modeling out-of-order processors for software timing analysisLi, X.; Roychoudhury, A. ; Mitra, T. 
2006Modeling out-of-order processors for WCET analysisLi, X.; Roychoudhury, A. ; Mitra, T. 
2010Modeling shared cache and bus in multi-cores for timing analysisChattopadhyay, S.; Roychoudhury, A. ; Mitra, T. 
2019Neuro-Symbolic Execution: Augmenting Symbolic Execution with Neural ConstraintsShiqi, Shen; Shinde, Shweta ; Ramesh, Soundarya; Roychoudhury, Abhik ; Saxena, Prateek 
2013Partition-based regression verificationBohme, M.; Oliveira, B.C.D.S.; Roychoudhury, A. 
2013Past expression: Encapsulating pre-states at post-conditions by means of AOPYi, J.; Robby; Deng, X.; Roychoudhury, A. 
2011Path exploration based on symbolic outputQi, D.; Nguyen, H.D.T.; Roychoudhury, A. 
2008Performance debugging of Esterel specificationsJu, L. ; Huynh, B.K. ; Roychoudhury, A. ; Chakraborty, S. 
2012Performance debugging of Esterel specificationsJu, L.; Huynh, B.K. ; Roychoudhury, A. ; Chakraborty, S.
2013Precise micro-architectural modeling for WCET analysis via AI+SATBanerjee, A.; Chattopadhyay, S.; Roychoudhury, A. 
2013Program performance spectrumChattopadhyay, S.; Chong, L.K.; Roychoudhury, A. 
2013Program performance spectrumChattopadhyay, S.; Chong, L.K.; Roychoudhury, A. 
2013Regression Testing of Evolving ProgramsBöhme, M.; Roychoudhury, A. ; Oliveira, B.C.
2013Regression tests to expose change interaction errorsBöhme, M.; Oliveira, B.C.D.S.; Roychoudhury, A. 
2012Relating software validation to technology trendsLiu, Z.; Roychoudhury, A. 
2011Scalable and precise refinement of cache timing analysis via model checkingChattopadhyay, S.; Roychoudhury, A. 
Jul-2013Scalable and precise refinement of cache timing analysis via path-sensitive verificationChattopadhyay, S.; Roychoudhury, A.