Browsing by Author HA YAJUN

Select a letter below to browse by last name or type
0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Showing results 1 to 20 of 59  next >
Issue DateTitleAuthor(s)
2015A 0.4V 280-nW frequency reference-less nearly all-digital hybrid domain temperature sensorZhao W ; Pan R; Ha Yajun ; Yang Z 
2007A branch target instruction prefetchnig technique for improved performanceGade, P.R.; Paily, R.; Ha, Y. 
2013A directional coarse-grained power gated FPGA switch box and power gating aware routing algorithmHoo, C.H.; Ha, Y. ; Kumar, A. 
2007A fast reconfigurable and area efficient encryption engine using partial reconfigurationYe, Z.; Fernando, S.D. ; Ha, Y. ; Chen, N. 
2011A hilbert curve-based delay fault characterization method for FPGAsZhang, W.; Ha, Y. 
2008A low overhead fault tolerant FPGA with new connection boxWong, F.; Ha, Y. 
Apr-2001A new CMOS buffer amplifier design used in low voltage MEMS interface circuitsHa, Y. ; Li, M.F. ; Liu, A.Q.
2012A power and cluster-aware technology mapping and clustering scheme for dual-VT FPGAsLoke, W.T.; Ha, Y. ; Zhao, W.
2007A probabilistic approach to model resource contention for performance estimation of multi-featured media devicesKumar, A. ; Mesman, B.; Corporaal, H.; Theelen, B.; Ha, Y. 
2008An architecture and timing-driven routing algorithm for area-efficient fPGAs with time-multiplexed interconnectsLiu, H.; Chen, X.; Ha, Y. 
2010An area-efficient dynamically reconfigurable spatial division multiplexing Network-on-Chip with static throughput guaranteeYang, Z.J.; Kumar, A. ; Ha, Y. 
2013An area-efficient shuffling scheme for AES implementation on FPGAWang, Y.; Ha, Y. 
2008An area-efficient timing-driven routing algorithm for scalable FPGAs with time-multiplexed interconnectsLiu, H.; Chen, X.; Ha, Y. 
2006An automated, efficient and static bit-width optimization methodology towards maximum bit-width-to-error tradeoff with affine arithmetic modelPu, Y.; Ha, Y. 
Apr-2005An embedded system to support tele-medical activityHui, N.J.; Lih, T.C.; Jun, H.Y. 
2009An optimized design for serial-parallel finite field multiplication over GF(2m) based on all-one polynomialsMeher, P.K.; Ha, Y. ; Lee, C.-Y.
Mar-2010An ultra-low-energy multi-standard JPEG Co-processor in 65 nm CMOS with sub/near threshold upply voltagePu, Y.; De Gyvez, J.P.; Corporaal, H.; Ha, Y. 
2009An ultra-low-energy/frame multi-standard JPEG co-processor in 65nm CMOS with sub/near-threshold power supplyPu, Y.; De Gyvez, J.P.; Corporaal, H.; Ha, Y. 
Mar-2008Analyzing composability of applications on MPSoC platformsKumar, A. ; Mesman, B.; Theelen, B.; Corporaal, H.; Ha, Y. 
2010B*-tree based variability-aware floorplanningZhang, W.; Srivastava, S.; Ha, Y.