Please use this identifier to cite or link to this item:
|Title:||Note on optimal tile partition for space region of integrated-circuit geometry|
|Authors:||Ku, L.-P. |
|Source:||Ku, L.-P.,Leong, H.W. (1996). Note on optimal tile partition for space region of integrated-circuit geometry. IEE Proceedings: Computers and Digital Techniques 143 (4) : 246-248. ScholarBank@NUS Repository.|
|Abstract:||An OTP algorithm for solving the optimal tile-partitioning problem has recently been published. The OTP algorithm makes use of an elimination algorithm to find a maximum set of nonintersecting critical partition edges. It is shown that this elimination algorithm is flawed. © IEE, 1996.|
|Source Title:||IEE Proceedings: Computers and Digital Techniques|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Feb 15, 2018
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.