Please use this identifier to cite or link to this item: http://scholarbank.nus.edu.sg/handle/10635/99349
Title: Note on optimal tile partition for space region of integrated-circuit geometry
Authors: Ku, L.-P. 
Leong, H.W. 
Keywords: Integrated-circiiit geometry
Tile partitioning
Issue Date: 1996
Source: Ku, L.-P.,Leong, H.W. (1996). Note on optimal tile partition for space region of integrated-circuit geometry. IEE Proceedings: Computers and Digital Techniques 143 (4) : 246-248. ScholarBank@NUS Repository.
Abstract: An OTP algorithm for solving the optimal tile-partitioning problem has recently been published. The OTP algorithm makes use of an elimination algorithm to find a maximum set of nonintersecting critical partition edges. It is shown that this elimination algorithm is flawed. © IEE, 1996.
Source Title: IEE Proceedings: Computers and Digital Techniques
URI: http://scholarbank.nus.edu.sg/handle/10635/99349
ISSN: 13502387
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
There are no files associated with this item.

Page view(s)

20
checked on Feb 15, 2018

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.