Please use this identifier to cite or link to this item: https://doi.org/10.7873/DATE2014.074
Title: Combined DVFS and mapping exploration for lifetime and soft-error susceptibility improvement in MPSoCs
Authors: Das, A.
Kumar, A. 
Veeravalli, B.
Bolchini, C.
Miele, A.
Issue Date: 2014
Source: Das, A.,Kumar, A.,Veeravalli, B.,Bolchini, C.,Miele, A. (2014). Combined DVFS and mapping exploration for lifetime and soft-error susceptibility improvement in MPSoCs. Proceedings -Design, Automation and Test in Europe, DATE : -. ScholarBank@NUS Repository. https://doi.org/10.7873/DATE2014.074
Abstract: Energy and reliability optimization are two of the most critical objectives for the synthesis of multiprocessor systems-on-chip (MPSoCs). Task mapping has shown significant promise as a low cost solution in achieving these objectives as standalone or in tandem as well. This paper proposes a multi-objective design space exploration to determine the mapping of tasks of an application on a multiprocessor system and voltage/frequency level of each tasks (exploiting the DVFS capabilities of modern processors) such that the reliability of the platform is improved while fulfilling the energy budget and the performance constraint set by system designers. In this respect, the reliability of a given MPSoC platform incorporates not only the impact of voltage and frequency on the aging of the processors (wear-out effect) but also on the susceptibility to soft-errors - a joint consideration missing in all existing works in this domain. Further, the proposed exploration also incorporates soft-error tolerance by selective replication of tasks, making the proposed approach an interesting blend of reactive and proactive fault-tolerance. The combined objective of minimizing core aging together with the susceptibility to transient faults under a given performance/energy budget is solved by using a multi-objective genetic algorithm exploiting tasks' mapping, DVFS and selective replication as tuning knobs. Experiments conducted with reallife and synthetic application graphs clearly demonstrate the advantage of the proposed approach. © 2014 EDAA.
Source Title: Proceedings -Design, Automation and Test in Europe, DATE
URI: http://scholarbank.nus.edu.sg/handle/10635/83558
ISBN: 9783981537024
ISSN: 15301591
DOI: 10.7873/DATE2014.074
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
There are no files associated with this item.

SCOPUSTM   
Citations

19
checked on Feb 21, 2018

Page view(s)

25
checked on Feb 24, 2018

Google ScholarTM

Check

Altmetric


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.