Please use this identifier to cite or link to this item:
|Title:||Advanced channel and contact technologies for future CMOS devices|
|Citation:||Yeo, Y.-C. (2012). Advanced channel and contact technologies for future CMOS devices. International Symposium on VLSI Technology, Systems, and Applications, Proceedings : -. ScholarBank@NUS Repository. https://doi.org/10.1109/VLSI-TSA.2012.6210144|
|Abstract:||Technology options for reducing channel and contact resistances in advanced transistors will be reviewed. Strain engineering techniques for enhancing electron and hole mobilities will be discussed, e.g. novel source/drain (S/D) stressors, buried stressors, novel high stress liners, etc. Also, external series resistance R ext has become a more dominant component of the total resistance between S/D in recent years. Solutions for reducing R C will be discussed. Approaches to reduce electron and hole barrier heights between the metallic contact and S/D region will be discussed. © 2012 IEEE.|
|Source Title:||International Symposium on VLSI Technology, Systems, and Applications, Proceedings|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Dec 15, 2018
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.