Please use this identifier to cite or link to this item: http://scholarbank.nus.edu.sg/handle/10635/83312
Title: A 1GHz CMOS fourth-order continuous-time bandpass sigma delta modulator for RF receiver front end A/D conversion
Authors: Thomas, K.P.J.
Singh Rana, R.
Lian, Y. 
Issue Date: 2005
Source: Thomas, K.P.J.,Singh Rana, R.,Lian, Y. (2005). A 1GHz CMOS fourth-order continuous-time bandpass sigma delta modulator for RF receiver front end A/D conversion. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC 2 : 665-670. ScholarBank@NUS Repository.
Abstract: A design and circuit implementation of a CMOS fourth-order continuous-time bandpass f s/4 sigma delta modulator is presented. The fully differential architecture of the modulator includes integrated LC resonators with active Q enhancement and return to zero, half return to zero latches to drive the feedback switched current source DACs. The modulator, designed for 0.18μm/1.8V 1P6M CMOS process occupies a total area of 1.8mm dissipating 290mW from a 1.8V power supply. At a sampling rate of 4GHz and a signal of 1GHz with 500kHz bandwidth, the circuit achieves a peak Signal-to-Noise and Distortion Ratio (SNDR) of 38dB. A CMOS implementation of the modulator provides the feasibility of integrating the following DSP circuits on the same chip in a RF receiver. This paper is aimed to provide a CMOS solution for RF signal of 1 GHz range. © 2005 IEEE.
Source Title: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
URI: http://scholarbank.nus.edu.sg/handle/10635/83312
ISBN: 0780387368
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
There are no files associated with this item.

Page view(s)

25
checked on Jan 20, 2018

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.