Please use this identifier to cite or link to this item:
|Title:||A 1.2 V rail-to-rail differential mode input linear CMOS transconductor|
|Citation:||Xu, A.,Li, M.F. (2002). A 1.2 V rail-to-rail differential mode input linear CMOS transconductor. Proceedings - IEEE International Symposium on Circuits and Systems 1 : I/337-I/340. ScholarBank@NUS Repository.|
|Abstract:||Rail-to-rail differential mode input capability in low voltage CMOS transconductor design is implemented by a pull-down and a pull-up follower in an input buffer. By generating three intermediate voltages in the buffer stage, three voltages are converted to three currents and subsequently summed using MOSFETSs operating in the triode region. The nonlinear current components can be cancelled completely. The lowest supply voltage Vdd is constrained by 2Vth of the MOS transistors. A single 1.2V operational transconductor amplifier (OTA) was designed using 0.35μm CMOS technology and the simulated I-V linearity error is less than 1% within the rail-to-rail differential input range. The achieved THD is less than 0.6% for a 1 KHz, 1.2 Vpp input signal.|
|Source Title:||Proceedings - IEEE International Symposium on Circuits and Systems|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Jan 26, 2019
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.