Please use this identifier to cite or link to this item:
|Title:||The role of electron traps on the post-stress interface trap generation in hot-carrier stressed p-MOSFET's|
|Authors:||Ang, D.S. |
|Citation:||Ang, D.S., Ling, C.H. (1999). The role of electron traps on the post-stress interface trap generation in hot-carrier stressed p-MOSFET's. IEEE Transactions on Electron Devices 46 (4) : 738-746. ScholarBank@NUS Repository. https://doi.org/10.1109/16.753708|
|Abstract:||The generation of interface traps in p-MOSFET's subjected to hot-electron injection is found to proceed even after the stress has been terminated. The extent of post-stress interface trap generation is strongly dependent on the magnitude of the preceding hot-electron stress, as well as the magnitude and polarity of the gate voltage during relaxation. Trap generation is enhanced for negative gate voltage anneal, but suppressed for positive gate voltage anneal. For a given stress-induced damage, the corresponding trap generation kinetics can be completely described by a single characteristic, which is shifted in time according to the magnitude of the applied gate voltage. Existing interface trap generation models are discussed in the light of the experimental results. A new model involving the tunneling of holes from the inversion layer to deep-level electron traps is proposed. Similar post-stress effect observed for hot-electron stressed n-MOSFET's provides additional support for the model. Our work suggests that near-interface electron traps, apart from the well-known hole traps, may also significantly affect the longterm stability of the Si-SiO2 interface. © 1999 IEEE.|
|Source Title:||IEEE Transactions on Electron Devices|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Mar 23, 2019
WEB OF SCIENCETM
checked on Mar 13, 2019
checked on Mar 16, 2019
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.