Please use this identifier to cite or link to this item: http://scholarbank.nus.edu.sg/handle/10635/77752
Title: A 0.29 MM2 12-BIT SEGMENTED CURRENT STEERING DAC WITH DIGITALLY ASSISTED ERROR COMPENSATION GROUPING
Authors: NANKOO SERGE GEORGES JOHN
Keywords: DAC, calibration, segmented, statistical, offset, matching
Issue Date: 14-Jan-2014
Source: NANKOO SERGE GEORGES JOHN (2014-01-14). A 0.29 MM2 12-BIT SEGMENTED CURRENT STEERING DAC WITH DIGITALLY ASSISTED ERROR COMPENSATION GROUPING. ScholarBank@NUS Repository.
Abstract: Continuous transistor gate length shrinking has introduced additional design challenges because of reduced voltage headroom and device gain. Digitally-assisted analog/RF circuit design has proved an effective workaround resulting in an increased demand for area-efficient high resolution digital-to-analog converters (DAC) for digital correction application. To address this increased demand, a 12-bit current-steering DAC is presented. Incorporated in the DAC is a statistical grouping calibration technique where small unit current cells with similar but opposite variations are combined to form MSB current cells with smaller variations. While statistical grouping method is not new, this work provides a solution practical for large arrays of elements and focuses on the physical implementation. An offset insensitive calibration method is also proposed to improve the performance. Overall DAC active area is 0.29mm2 with INL of ¿0.7LSB, clearly demonstrating an improvement in current cells matching. The prototype consumes 12 mW at 50 MS/s.
URI: http://scholarbank.nus.edu.sg/handle/10635/77752
Appears in Collections:Ph.D Theses (Open)

Show full item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
NankooSGJ.pdf2.48 MBAdobe PDF

OPEN

NoneView/Download

Page view(s)

124
checked on Jan 19, 2018

Download(s)

332
checked on Jan 19, 2018

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.