Please use this identifier to cite or link to this item:
Title: Strain Engineering for Advanced Silicon, Germanium and Germanium-Tin Transistors
Authors: CHENG RAN
Keywords: Strain, Semiconductor, Transistor, Mobility Enhancement
Issue Date: 5-Feb-2014
Source: CHENG RAN (2014-02-05). Strain Engineering for Advanced Silicon, Germanium and Germanium-Tin Transistors. ScholarBank@NUS Repository.
Abstract: Strain engineering has been widely adopted since 90 nm technology node to improve the transistor performance. Diamond-like Carbon liner exhibiting ultra-high intrinsic compressive stress was integrated on Si p-channel field effect transistors (p-FETs), and carrier transport study was performed on these strained transistors. A new concept by exploiting phase change (PC) materials as liner stressors was explored. The volume reduction of PC liners during phase transformation would result in very large compressive stress in the device channel. Large drive current IDsat enhancement was achieved by integrating PC liner stressors on Si p-FinFETs. Additionally, high performance Ge gate-all-around (GAA) nanowire (NW) p-FETs was realized and integrated with the Ge2Sb2Te5 liner stressor for further IDsat improvement. GeSn as a high-mobility channel material was also studied. Realization of relaxed and tensile strained GeSn films was demonstrated and confirmed by Raman spectroscopic measurements, which enables the fabrication of high performance n-channel GeSn FETs.
Appears in Collections:Ph.D Theses (Open)

Show full item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
ChengR.pdf5.06 MBAdobe PDF



Page view(s)

checked on Feb 23, 2018


checked on Feb 23, 2018

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.