Please use this identifier to cite or link to this item:
Title: High spatial resolution mapping of strain induced by the geometry configuration in nanoscaled devices
Authors: Toh, S.L.
Loh, K.P. 
See, K.S.
Boothroyd, C.B.
Li, K.
Lau, W.S.
Ang, C.H.
Chan, L.
Issue Date: 2005
Source: Toh, S.L.,Loh, K.P.,See, K.S.,Boothroyd, C.B.,Li, K.,Lau, W.S.,Ang, C.H.,Chan, L. (2005). High spatial resolution mapping of strain induced by the geometry configuration in nanoscaled devices. Proceedings - Electrochemical Society PV 2005-05 : 561-568. ScholarBank@NUS Repository.
Abstract: The effects of the mechanical stress induced by the geometry configuration of the active regions for deep sub-micrometer complementary metal-oxide semiconductor (CMOS) field-effect transistors are investigated using two-dimensional contour mapping of the strain by convergent beam electron diffraction (CBED). The influence of two different source-drain diffusion lengths (L) on the strain distribution in the substrate and the transistor performance is reported. When L dimension is reduced, we have shown from the contour mapping that the compressive strain would spread from the edge of the trench structure into the silicon channel and the strain under the gate electrode is a result of superposition of the stresses from the adjacent shallow trench isolation (STI) structures. This would degrade the performance of the n-channel MOS devices. Increasing the L dimension greatly enhances the drive current by a reduction of the compressive strain underneath the gate stack.
Source Title: Proceedings - Electrochemical Society
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
There are no files associated with this item.

Page view(s)

checked on Mar 10, 2018

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.