Please use this identifier to cite or link to this item:
https://doi.org/10.1109/FPL.2008.4629914
DC Field | Value | |
---|---|---|
dc.title | SFPGA - A scalable switch based FPGA architecture and design methodology | |
dc.contributor.author | Fernando, S. | |
dc.contributor.author | Chen, X. | |
dc.contributor.author | Ha, Y. | |
dc.date.accessioned | 2014-06-19T03:27:26Z | |
dc.date.available | 2014-06-19T03:27:26Z | |
dc.date.issued | 2008 | |
dc.identifier.citation | Fernando, S.,Chen, X.,Ha, Y. (2008). SFPGA - A scalable switch based FPGA architecture and design methodology. Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL : 95-100. ScholarBank@NUS Repository. <a href="https://doi.org/10.1109/FPL.2008.4629914" target="_blank">https://doi.org/10.1109/FPL.2008.4629914</a> | |
dc.identifier.isbn | 9781424419616 | |
dc.identifier.uri | http://scholarbank.nus.edu.sg/handle/10635/71757 | |
dc.description.abstract | The poor scalability of current mesh-based FPGA interconnection networks is impeding our attempts to build next-generation FPGA of larger logic capacity. A few alternative interconnection network architectures have been proposed for future FPGAs, but they still have several design challenges that need to be addressed. In this paper, we propose sFPGA, a scalable FPGA architecture, which is a hybrid between hierarchical interconnection and Network-on-Chip. The logic resources in sFPGA are organized into an array of logic tiles. The tiles are connected by a hierarchical network of switches, which route data packets over the network. In addition, we have proposed a design flow for sFPGA which integrates current design flows seamlessly. By doing a case study in our emulation prototype, we have validated our sF-PGA design flow. ©2008 IEEE. | |
dc.description.uri | http://libproxy1.nus.edu.sg/login?url=http://dx.doi.org/10.1109/FPL.2008.4629914 | |
dc.source | Scopus | |
dc.type | Conference Paper | |
dc.contributor.department | BIOENGINEERING | |
dc.contributor.department | ELECTRICAL & COMPUTER ENGINEERING | |
dc.description.doi | 10.1109/FPL.2008.4629914 | |
dc.description.sourcetitle | Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL | |
dc.description.page | 95-100 | |
dc.identifier.isiut | NOT_IN_WOS | |
Appears in Collections: | Staff Publications |
Show simple item record
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.