Please use this identifier to cite or link to this item: https://doi.org/10.1109/ICCCAS.2006.285242
Title: Reducing tag activities for power efficiency in I-cache memory
Authors: Xiaoping, Z.
Tiow, T.T. 
Issue Date: 2006
Source: Xiaoping, Z.,Tiow, T.T. (2006). Reducing tag activities for power efficiency in I-cache memory. 2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings 4 : 2766-2770. ScholarBank@NUS Repository. https://doi.org/10.1109/ICCCAS.2006.285242
Abstract: As the clock frequency and cache size increase in modern microprocessors, the excessive power consumption in cache memory attracts more and more attention and research interest. This paper proposes a software and hardware co-design method to reduce the tag activities for power efficiency with little performance penalty. Using the run-time profile data, we trace the object code dynamically and extract the loops, subroutines, branches etc., and predict the point of time when tag checks are not needed for instruction fetching from I-cache memory. With support from simple logic circuits, the tags could be disabled and enabled timely to save power. The overhead of power consumption in the tag controller is negligible due to its simplicity and the low frequency of tag switches. Our experimental results using a subset of SPEC 2000 benchmarks showed that this strategy could reduce 20.6% of energy consumption in a 16K I-cache on average with only 0.13% of performance loss. © 2006 IEEE.
Source Title: 2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings
URI: http://scholarbank.nus.edu.sg/handle/10635/71591
ISBN: 0780395840
DOI: 10.1109/ICCCAS.2006.285242
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
There are no files associated with this item.

Page view(s)

9
checked on Dec 9, 2017

Google ScholarTM

Check

Altmetric


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.