Please use this identifier to cite or link to this item:
|Title:||In situ fault detection of wafer warpage in microlithography|
|Authors:||Ho, W.K. |
|Citation:||Ho, W.K., Tay, A., Zhou, Y., Yang, K. (2004-08). In situ fault detection of wafer warpage in microlithography. IEEE Transactions on Semiconductor Manufacturing 17 (3) : 402-407. ScholarBank@NUS Repository. https://doi.org/10.1109/TSM.2004.831536|
|Abstract:||Wafer warpage is common in microelectronics processing. Warped wafers can affect device performance, reliability and linewidth control in various processing steps. We proposed in this paper an in situ fault detection technique for wafer warpage in microlithography. Early detection will minimize cost and processing time. Based on first principle thermal modeling, we are able to detect warpage fault from available temperature measurements. Experimental results demonstrate the feasibility and repeatability of the approach. The proposed approach is applicable to other semiconductor substrates.|
|Source Title:||IEEE Transactions on Semiconductor Manufacturing|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Dec 14, 2018
WEB OF SCIENCETM
checked on Nov 21, 2018
checked on Dec 8, 2018
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.