Please use this identifier to cite or link to this item: http://scholarbank.nus.edu.sg/handle/10635/70189
Title: Enhancing CMOS transistor performance using lattice-mismatched materials in source/drain regions
Authors: Yeo, Y.-C. 
Issue Date: 2006
Source: Yeo, Y.-C. (2006). Enhancing CMOS transistor performance using lattice-mismatched materials in source/drain regions. Third International SiGe Technology and Device Meeting, ISTDM 2006 - Conference Digest 2006 : -. ScholarBank@NUS Repository.
Source Title: Third International SiGe Technology and Device Meeting, ISTDM 2006 - Conference Digest
URI: http://scholarbank.nus.edu.sg/handle/10635/70189
ISBN: 1424404614
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
There are no files associated with this item.

Page view(s)

5
checked on Dec 9, 2017

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.