Please use this identifier to cite or link to this item:
|Title:||Design and analysis of a high-speed comparator|
Bipolar IC design
Flash ADC design
High-speed comparator design
|Source:||Jun, G.,Yong, L.,Bo, S. (2005). Design and analysis of a high-speed comparator. Proceedings - 2005 IEEE International Workshop on Radio-Frequency Integration Technology: Integrated Circuits for Wideband Communication and Wireless Sensor Networks, RFIT 2005 2005 : 215-218. ScholarBank@NUS Repository. https://doi.org/10.1109/RFIT.2005.1598914|
|Abstract:||This paper presents the design and analysis of an ultra high-speed bipolar comparator based on master-slave architecture. The comparator can be used for very high speed data converters design. Master-slave structure is used to improve metastability behavior and reduce minimum differential input voltage. Implemented in a 0.35-μm SiGe BiCMOS process, the comparator consumes approximately 70mW with sampling speed of 16GHz and resolvable minimum input voltage of 8mV peak-to-peak.|
|Source Title:||Proceedings - 2005 IEEE International Workshop on Radio-Frequency Integration Technology: Integrated Circuits for Wideband Communication and Wireless Sensor Networks, RFIT 2005|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Dec 13, 2017
checked on Dec 9, 2017
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.