Please use this identifier to cite or link to this item: https://doi.org/10.1109/FPL.2012.6339136
Title: An area-efficient partially reconfigurable crossbar switch with low reconfiguration delay
Authors: Hoo, C.H.
Kumar, A. 
Keywords: crossbar switch
Network-on-Chip
partial reconfiguration
Reconfigurable architectures
spatial division multiplexing
Issue Date: 2012
Source: Hoo, C.H.,Kumar, A. (2012). An area-efficient partially reconfigurable crossbar switch with low reconfiguration delay. Proceedings - 22nd International Conference on Field Programmable Logic and Applications, FPL 2012 : 400-406. ScholarBank@NUS Repository. https://doi.org/10.1109/FPL.2012.6339136
Abstract: With the increasing number of processors in Multiprocessor System-on-Chips (MPSoCs), Network-on-Chips (NoCs) are replacing conventional buses as the interprocessor communication architecture. Since different use cases might be running on MPSoCs, there is a need for dynamically reconfigurable NoC. However, most dynamically reconfigurable NoCs have a large area overhead due to the additional reconfiguration logic. While recently some dynamically reconfigurable NoCs have been proposed based on partial reconfiguration (PR), they have high reconfiguration delay and require off-line bitstream generation for all possible scenarios. The problem lies with the design of the crossbar switch, which is the fundamental component of a NoC. In this paper, a novel partially reconfigurable crossbar switch design with low area requirement, low reconfiguration delay and runtime bitstream generation is presented. The crossbar switch is built from lookup tables (LUTs), and reconfiguration is done by modifying the LUTs' content through PR. Reconfiguration delay is minimized by constraining the placement of the LUTs into the least number of configurable logic block columns and identifying the configuration frames that are responsible for LUTs' content. The novel crossbar switch design achieves an area saving of up to 84% and reconfiguration delay minimization of up to 78%. It can be used to realize any network topology, and Clos, Benes and single stage crossbar topologies are evaluated in the paper. © 2012 IEEE.
Source Title: Proceedings - 22nd International Conference on Field Programmable Logic and Applications, FPL 2012
URI: http://scholarbank.nus.edu.sg/handle/10635/69284
ISBN: 9781467322560
DOI: 10.1109/FPL.2012.6339136
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
There are no files associated with this item.

SCOPUSTM   
Citations

10
checked on Dec 5, 2017

Page view(s)

17
checked on Dec 9, 2017

Google ScholarTM

Check

Altmetric


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.