Please use this identifier to cite or link to this item:
Title: 2ghz cmos noise cancellation vco
Authors: Bansal, A.
Heng, C.H. 
Issue Date: 2008
Source: Bansal, A.,Heng, C.H. (2008). 2ghz cmos noise cancellation vco. Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008 : 461-464. ScholarBank@NUS Repository.
Abstract: A 2GHz CMOS VCO, employing noise cancellation to eliminate flicker noise up-conversion, has been fabricated in 0.35um CMOS. An overall phase noise reduction of 10dB has been measured with the proposed technique, and phase noise of -121.6dBc/Hz@500kHz offset has been achieved. The VCO core consumes 2.8mA under 2.4V supply and occupies an area of 0.7mmx0.8mm. The proposed VCO measured FOM of -186 dBc/Hz.©2008 IEEE.
Source Title: Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008
ISBN: 9781424426058
DOI: 10.1109/ASSCC.2008.4708827
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
There are no files associated with this item.


checked on Mar 7, 2018

Page view(s)

checked on Mar 9, 2018

Google ScholarTM



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.