Please use this identifier to cite or link to this item:
|Title:||Temperature control and in situ fault detection of wafer warpage|
|Authors:||Ho, W.K. |
|Citation:||Ho, W.K., Yap, C., Tay, A., Chen, W., Zhou, Y., Tan, W.W., Chen, M. (2007-02). Temperature control and in situ fault detection of wafer warpage. IEEE Transactions on Semiconductor Manufacturing 20 (1) : 1-4. ScholarBank@NUS Repository. https://doi.org/10.1109/TSM.2006.890314|
|Abstract:||Warped wafers can affect device performance, reliability, and linewidth control in various processing steps. We propose in this paper an in situ fault detection technique for wafer warpage in lithography. The use of advanced process control results in very small temperature disturbance making it suitable for industrial implementation. © 2007 IEEE.|
|Source Title:||IEEE Transactions on Semiconductor Manufacturing|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Oct 19, 2018
WEB OF SCIENCETM
checked on Sep 26, 2018
checked on Oct 13, 2018
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.