Please use this identifier to cite or link to this item: https://doi.org/10.1109/TCE.2006.1649676
Title: A pipelined hardware implementation of In-loop Deblocking Filter in H.264/AVC
Authors: Khurana, G.
Kassim, A.A. 
Chua, T.P.
Mi, M.B.
Keywords: H.264/AVC
Hardware implementation
In-loop Deblocking Filter
Issue Date: May-2006
Source: Khurana, G., Kassim, A.A., Chua, T.P., Mi, M.B. (2006-05). A pipelined hardware implementation of In-loop Deblocking Filter in H.264/AVC. IEEE Transactions on Consumer Electronics 52 (2) : 536-540. ScholarBank@NUS Repository. https://doi.org/10.1109/TCE.2006.1649676
Abstract: In this paper we present a pipelined hardware implementation of In-loop Deblocking Filter in H.264/AVC. A pipelined datapath has been adopted to boost the speed of the deblocking filter process. The processing order of the filter is rearranged to facilitate the deblocking of the pixels in a pipelined fashion. A suitable buffer mechanism has also been proposed that reduces the size of the on-chip SRAM and redundant external memory accesses. The hardware implementation, under TSMC 0.13 μm standard cell library, consumes only 7.5 K gates at a clock frequency of 200MHz. Our architecture supports real-time deblocking of high resolution (2048×1024) video applications at 30 fps over three channels. © 2006 IEEE.
Source Title: IEEE Transactions on Consumer Electronics
URI: http://scholarbank.nus.edu.sg/handle/10635/54712
ISSN: 00983063
DOI: 10.1109/TCE.2006.1649676
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
There are no files associated with this item.

SCOPUSTM   
Citations

36
checked on Dec 6, 2017

WEB OF SCIENCETM
Citations

25
checked on Nov 22, 2017

Page view(s)

38
checked on Dec 10, 2017

Google ScholarTM

Check

Altmetric


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.