Please use this identifier to cite or link to this item: https://doi.org/10.1016/0038-1101(94)90063-9
Title: A novel hot carrier reliability monitor for LDD p-MOSFETs
Authors: Pan, Y. 
Ng, K.K.
Kwong, V.
Issue Date: 1994
Source: Pan, Y., Ng, K.K., Kwong, V. (1994). A novel hot carrier reliability monitor for LDD p-MOSFETs. Solid-State Electronics 37 (12) : 1961-1965. ScholarBank@NUS Repository. https://doi.org/10.1016/0038-1101(94)90063-9
Abstract: The gate-edge shape of an LDD p-MOSFET exhibits large influences upon the hot carrier induced degradation and its performances. It is observed that the gate-to-drain tunneling current is strongly correlated to the reentrant gate oxide thickness and to the device degradation. A simple model is then constructed to provide an explanation for the observation. Under the tunneling current measurement conditions, a thicker oxide at the gate-edge leads to a weaker peak electric field in the p-LDD and to a lower gate-to-drain current. On the other hand, under the hot carrier stressing conditions, the thicker oxide decreases the oxide electric field and thus suppresses the hot electron injection. The observed correlation can be employed to monitor the process induced gate-edge (overlap) variation.
Source Title: Solid-State Electronics
URI: http://scholarbank.nus.edu.sg/handle/10635/54613
ISSN: 00381101
DOI: 10.1016/0038-1101(94)90063-9
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
There are no files associated with this item.

Page view(s)

16
checked on Dec 9, 2017

Google ScholarTM

Check

Altmetric


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.