Please use this identifier to cite or link to this item:
|Title:||Design space exploration of caches using compressed traces|
Design space exploration
Single pass simulation
|Source:||Li, X.,Negi, H.S.,Mitra, T.,Roychoudhury, A. (2004). Design space exploration of caches using compressed traces. Proceedings of the International Conference on Supercomputing : 116-125. ScholarBank@NUS Repository.|
|Abstract:||Memory subsystem, in particular, cache design is important for both high performance and embedded computing systems. The trend towards increased customization for embedded systems, in addition, requires the design of an optimal cache configuration for each application. Trace driven simulation is widely used to evaluate cache performance. However, traces are storage inefficient and simulation is too slow especially when hundreds of design points need to be evaluated. Trace based simulation has two sources of redundancies: multiple occurrences of the same sequence in the trace and containment relationship among cache configurations. We exploit both the redundancies in a unified manner by simulating multiple cache configurations in a single pass directly over a compressed trace (which has already identified the repetitive sequences). Experimental results indicate that our approach achieves significant savings both in storage and in simulation time compared to existing methods.|
|Source Title:||Proceedings of the International Conference on Supercomputing|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Dec 9, 2017
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.