Please use this identifier to cite or link to this item:
|Title:||Generating test programs to cover pipeline interactions|
|Keywords:||Automated test generation|
State space exploration
|Source:||Thanh, N.D.,Roychoudhury, A.,Mitra, T.,Mishra, P. (2009). Generating test programs to cover pipeline interactions. Proceedings - Design Automation Conference : 142-147. ScholarBank@NUS Repository.|
|Abstract:||Functional validation of a processor design through execution of a suite of test programs is common industrial practice. In this paper, we develop a high-level architectural specification driven methodology for systematic test-suite generation. Our primary contribution is an automated test-suite generation methodology that covers all possible processor pipeline interactions. To accomplish this automation, we (1) develop a fully formal processor model based on communicating extended finite state machines, and (2) traverse the processor model for on-the-fly generation of short test programs covering all reachable states and transitions. Our test generation method achieves several orders of magnitude reduction in test-suite size compared to the previously proposed formal approaches for test generation, leading to drastic reduction in validation effort. Copyright 2009 ACM.|
|Source Title:||Proceedings - Design Automation Conference|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Dec 9, 2017
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.