Please use this identifier to cite or link to this item:
|Title:||Tuning SoC platforms for multimedia processing: Identifying limits and tradeoffs|
|Citation:||Maxiaguine, A.,Zhu, Y.,Chakraborty, S.,Wong, W.-F. (2004). Tuning SoC platforms for multimedia processing: Identifying limits and tradeoffs. Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004 : 128-133. ScholarBank@NUS Repository.|
|Abstract:||We present a analytical framework to identify the tradeoffs and performance impacts associated with different SoC platform configurations in the specific context of implementing multimedia applications. "Configurations" in this case might include sizes of different on-chip buffers and scheduling mechanisms (or associated parameters) implemented on the different processing elements of the platform. Identifying such tradeoffs is difficult because of the bursty nature of on-chip traffic arising out of multimedia processing and the high variability in their execution requirements, which result in a highly irregular design space. We show that this irregularity in the design space can be precisely captured using an abstraction called variability characterization curves.|
|Source Title:||Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Oct 6, 2018
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.