Please use this identifier to cite or link to this item:
|Title:||Timing analysis of embedded software for speculative processors|
|Authors:||Mitra, T. |
Worst case execution time
|Source:||Mitra, T.,Roychoudhury, A.,Li, X. (2002). Timing analysis of embedded software for speculative processors. Proceedings of the International Symposium on System Synthesis : 126-131. ScholarBank@NUS Repository.|
|Abstract:||Static timing analysis of embedded software is important for systems with hard real-time constraints. To accurately estimate time bounds, it is essential to model the underlying micro-architecture. In this paper, we study static timing analysis of embedded programs for modern processors with speculative execution. Speculation of conditional branch outcomes significantly improves processor performance, and hence program execution time. Although speculation is used in most modern processors, its effect on software timing has not been systematically studied before. The main contribution of our work is a parameterized framework to model different control flow speculation schemes. The accuracy of our framework is illustrated through tight timing estimates obtained for benchmark programs.|
|Source Title:||Proceedings of the International Symposium on System Synthesis|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Dec 9, 2017
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.