Please use this identifier to cite or link to this item:
|Title:||Evaluating schedulers for multimedia processing on buffer-constrained SoC platforms|
|Citation:||Maxiaguine, A., Chakraborty, S., Künzli, S., Thiele, L. (2004). Evaluating schedulers for multimedia processing on buffer-constrained SoC platforms. IEEE Design and Test of Computers 21 (5) : 368-377. ScholarBank@NUS Repository. https://doi.org/10.1109/MDT.2004.60|
|Abstract:||Scheduling on-chip resources using analytical technques is becoming increasingly important in multimedia processing. This article presents an analytical framework for designing and evaluating schedulers for SoC multimedia platforms. The modeling technique subsumes standards event models used in real-time scheduling and accurately captures the variability in task execution requirements.|
|Source Title:||IEEE Design and Test of Computers|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Oct 18, 2018
WEB OF SCIENCETM
checked on Oct 10, 2018
checked on Jul 27, 2018
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.