Please use this identifier to cite or link to this item:
|Title:||Performance debugging of Esterel specifications|
|Citation:||Ju, L., Huynh, B.K., Roychoudhury, A., Chakraborty, S. (2012). Performance debugging of Esterel specifications. Real-Time Systems 48 (5) : 570-600. ScholarBank@NUS Repository. https://doi.org/10.1007/s11241-012-9155-z|
|Abstract:||Synchronous languages like Esterel have been widely adopted for designing reactive systems in safety-critical domains such as avionics. Specifications written in Esterel are based on the underlying "synchrony hypothesis", which needs to be validated when Esterel specifications get compiled to real implementations (such as C code). In this work, we present a model-driven and architecture-aware timing analysis framework for C code generated from Esterel and executed on general-purpose processors. By integrating model-level information into the traditional timing analysis, we can efficiently compute accurate time estimates via systematically eliminating a large number of infeasible paths in the generated code. Experimental results show that with our proposed intermediate representation level infeasible path analysis in the model compilation, we obtain up to 16.1 % tighter WCET estimates compared to the traditional assembly code level infeasible path detection with substantially less analysis time. Furthermore, by maintaining the traceability links between Esterel specifications and the generated C code, we are able to map the time-critical computations at the C-level back to the Esterel-level. © Springer Science+Business Media, LLC 2012.|
|Source Title:||Real-Time Systems|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Aug 10, 2018
WEB OF SCIENCETM
checked on Jul 9, 2018
checked on Jul 27, 2018
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.