Please use this identifier to cite or link to this item: http://scholarbank.nus.edu.sg/handle/10635/32610
Title: Method and apparatus for a digital clock multiplication circuit
Authors: LYE, KIN MUN 
JOE, JURIANTO 
Issue Date: 21-May-2002
Source: LYE, KIN MUN,JOE, JURIANTO (2002-05-21). Method and apparatus for a digital clock multiplication circuit. ScholarBank@NUS Repository.
Abstract: A clock multiplication technique includes driving two oscillatory circuits by an input signal. One of the circuits has an inverted input. The oscillatory circuits are characterized by a transfer function having an unstable region bounded by two stable region. Oscillations produced during operation of each of the circuits in the unstable regions are combined to produce a signal whose frequency is a multiple of the input frequency.
URI: http://scholarbank.nus.edu.sg/handle/10635/32610
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
US6392498.PDF148.29 kBAdobe PDF

OPEN

PublishedView/Download

Page view(s)

163
checked on Dec 15, 2017

Download(s)

72
checked on Dec 15, 2017

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.