Please use this identifier to cite or link to this item: http://scholarbank.nus.edu.sg/handle/10635/32547
Title: Modularized architecture for rendering scaled discrete cosine transform coefficients and inverse thereof for rapid implementation
Authors: ON, BILL NGOC 
NARASIMHAN, MANDAYAM A. 
Issue Date: 15-Jul-1997
Source: ON, BILL NGOC,NARASIMHAN, MANDAYAM A. (1997-07-15). Modularized architecture for rendering scaled discrete cosine transform coefficients and inverse thereof for rapid implementation. ScholarBank@NUS Repository.
Abstract: The present invention describes a circuit for performing high speed forward Scaled Discrete Cosine Transform (SDCT) and inverse Scaled Discrete Cosine Transform (ISDCT) in pipeline architecture which is ideally, but not exclusively, used for compressing and decompressing large volume image data in real time. A high throughput of image data transform and inverse transform is achieved with a relatively slow internal clock. The four stage pipeline architecture of the present invention requires no more than five multipliers in rendering either the forward SDCT or inverse SDCT coefficients. The lower-order SDCT's for either the forward or the inverse direction are imbedded in the higher-order forward SDCT or inverse SDCT respectively. By taking advantage of the recursive properties of the SDCT's, a larger size SDCT can be always implemented by using a combination of variants of smaller size SDCT. The scaling effects of the coefficients is restored as the compressed image data undergoes the inverse quantization stage.
URI: http://scholarbank.nus.edu.sg/handle/10635/32547
Appears in Collections:Staff Publications

Show full item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
US5649077.PDF546.72 kBAdobe PDF

OPEN

PublishedView/Download

Page view(s)

103
checked on Dec 8, 2017

Download(s)

93
checked on Dec 8, 2017

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.