Please use this identifier to cite or link to this item:
Title: Fractional-N DLL for clock synchronization
Authors: QIU LIN
Keywords: Delay-locked loop, fractional-N, clock synchronization, low jitter, delta-sigma modulator, mixed IC design
Issue Date: 22-Apr-2008
Citation: QIU LIN (2008-04-22). Fractional-N DLL for clock synchronization. ScholarBank@NUS Repository.
Abstract: This thesis presents on the design of a fractional-N delay locked loop (DLL)circuit for clock synchronization in the transceiver system. A delta-sigma modulator is integrated into the DLL design to achieve low noise and low jitter performance. It is verified through the behavior model simulation that this DLL can provide fine phase resolution, wide operation range and low jitter performance. The whole architecture is implemented in 0.35 um CMOS and is able to handle input clock frequency range from 10MHz~200MHz. This novel technique can also be used for a variety of applications which requires accurate timing delay or fine tuning resolution.
Appears in Collections:Master's Theses (Open)

Show full item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
QiuLin_MEng_ECE_Fractional-N_DLL_for_Clock_Synchronization_2007.pdf1.24 MBAdobe PDF



Page view(s)

checked on Nov 17, 2018


checked on Nov 17, 2018

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.