Please use this identifier to cite or link to this item:
https://scholarbank.nus.edu.sg/handle/10635/16052
DC Field | Value | |
---|---|---|
dc.title | Micro-architecture level low power design for microprocessors | |
dc.contributor.author | XIA XIAOXIN | |
dc.date.accessioned | 2010-04-08T11:00:29Z | |
dc.date.available | 2010-04-08T11:00:29Z | |
dc.date.issued | 2008-09-05 | |
dc.identifier.citation | XIA XIAOXIN (2008-09-05). Micro-architecture level low power design for microprocessors. ScholarBank@NUS Repository. | |
dc.identifier.uri | http://scholarbank.nus.edu.sg/handle/10635/16052 | |
dc.description.abstract | Power dissipation is becoming a crucial design constraint for modern processors. This thesis first investigates power dissipation sources in the microprocessor and discusses various power reduction technologies. Then, it presents a realistic analysis model to address possible power reduction opportunities during application execution. Using this model, it employs a micro-architecture parameter (IPC) as the performance indicator and proposes two IPC-driven low-power designs. One is an online interval-based identification and prediction design, which uses IPC to quantify the current intervalb s performance activity level and predict the coming interval at which certain power-performance trade-off would be profitable. The other one is an offline code analysis and reconfiguration design, which identifies code sections having appropriate IPC values and profiles them to dynamically scale voltage and frequency of the processor to reduce power dissipation. We also presented two methods to identify related micro-architecture parameters. | |
dc.language.iso | en | |
dc.subject | low power design, microarchitecture, microprocessor | |
dc.type | Thesis | |
dc.contributor.department | ELECTRICAL & COMPUTER ENGINEERING | |
dc.contributor.supervisor | TAY TENG TIOW | |
dc.description.degree | Ph.D | |
dc.description.degreeconferred | DOCTOR OF PHILOSOPHY | |
dc.identifier.isiut | NOT_IN_WOS | |
Appears in Collections: | Ph.D Theses (Open) |
Show simple item record
Files in This Item:
File | Description | Size | Format | Access Settings | Version | |
---|---|---|---|---|---|---|
MICRO-ARCHITECTURE LEVEL LOW POWER DESIGN FOR MICROPROCESSORS.pdf | 989.68 kB | Adobe PDF | OPEN | None | View/Download |
Google ScholarTM
Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.