Please use this identifier to cite or link to this item:
https://doi.org/10.7873/DATE.2015.0145
Title: | Device/Circuit/Architecture Co-Design of Reliable STT-MRAM | Authors: | Pajouhi, Zoha Fong, Xuanyao Roy, Kaushik |
Keywords: | Science & Technology Technology Computer Science, Hardware & Architecture Computer Science, Software Engineering Engineering, Electrical & Electronic Computer Science Engineering STT-MRAM |
Issue Date: | 1-Jan-2015 | Publisher: | IEEE | Citation: | Pajouhi, Zoha, Fong, Xuanyao, Roy, Kaushik (2015-01-01). Device/Circuit/Architecture Co-Design of Reliable STT-MRAM. Conference on Design Automation Test in Europe (DATE) 2015-April : 1437-1442. ScholarBank@NUS Repository. https://doi.org/10.7873/DATE.2015.0145 | Abstract: | © 2015 EDAA. Spin transfer torque magnetic random access memory (STT-MRAM), using magnetic tunnel junctions (MTJ) has garnered significant attention in the research community due to its immense potential for on-chip, high-density and non-volatile memory. However, process variations may significantly impact the achievable yield in STT-MRAM. To this end, several yield enhancement techniques that improve STT-MRAM failures at the bit-cell, and at the architecture level of design abstraction have been proposed in the literature. However, these techniques may lead to a suboptimal design because they do not consider the impact of design choices at every level of design abstraction. In this paper, we propose a unified device-circuit-architecture co-design framework to optimize and enhance the yield of STT-MRAM. We studied the interaction between device parameters (viz. energy barrier height) and bit-cell level parameters (viz. transistor width), together with different Error Correcting Codes (ECC) to optimize the robustness and energy efficiency of STT-MRAM cache. The advantages of our proposed approach to STT-MRAM design are explored at the 32nm technology node. We show that for a target yield of 500 Defects Per Million (DPM) for an example array with 64-bit word length, our proposed approach with realistic parameters can save up to 15% and 13% in cell area and total power consumption, respectively, in comparison with a design that does not use any array level yield enhancement technique. | Source Title: | Conference on Design Automation Test in Europe (DATE) | URI: | https://scholarbank.nus.edu.sg/handle/10635/156203 | ISBN: | 9783981537048 | ISSN: | 15301591 | DOI: | 10.7873/DATE.2015.0145 |
Appears in Collections: | Staff Publications Elements |
Show full item record
Files in This Item:
File | Description | Size | Format | Access Settings | Version | |
---|---|---|---|---|---|---|
Pajouhi, Fong, Roy - 2015 - DeviceCircuitArchitecture Co-Design of Reliable STT-MRAM.pdf | Published version | 655.61 kB | Adobe PDF | CLOSED | Published |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.