Please use this identifier to cite or link to this item: http://scholarbank.nus.edu.sg/handle/10635/13721
Title: The design of a 250MHz CMOS bandpass sigma-delta A/D modulator with continuous-time circuitry
Authors: LIANG YUNFENG
Keywords: Analog-digital conversion, sigma-delta modulation, CMOS analog integrated circuits, continuous time systems, LC resonators, monolithic inductors
Issue Date: 21-Feb-2004
Source: LIANG YUNFENG (2004-02-21). The design of a 250MHz CMOS bandpass sigma-delta A/D modulator with continuous-time circuitry. ScholarBank@NUS Repository.
Abstract: This thesis presents the design of a fourth-order CMOS bandpass sigma delta modulator with continuous time circuitry. Targeted for conversion of bandpass signals centered at 250MHz, the modulator with a sampling rate of 1GHz is implemented in a 0.35I?m triple-metal standard digital CMOS technology and occupies about 1.0 mmxmm die area, with the two on-chip inductors consuming about 60% of the total area. Post-layout simulation which includes parasitic effects demonstrates that the modulator achieves a maximum signal-to-noise-and-distortion ratio (SNDR) of 47dB (~7.5-bit in resolution) for a conversion bandwidth of 15.6MHz, which corresponds to an oversampling ratio of 64.
URI: http://scholarbank.nus.edu.sg/handle/10635/13721
Appears in Collections:Master's Theses (Open)

Show full item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
HT006433U_Thesis.pdf754.49 kBAdobe PDF

OPEN

NoneView/Download

Page view(s)

281
checked on Dec 11, 2017

Download(s)

214
checked on Dec 11, 2017

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.