Please use this identifier to cite or link to this item:
|Title:||A 0.45V 100-channel neural-recording IC with sub-μW/channel consumption in 0.18μm CMOS|
|Source:||Han, D.,Zheng, Y.,Rajkumar, R.,Dawe, G.,Je, M. (2013). A 0.45V 100-channel neural-recording IC with sub-μW/channel consumption in 0.18μm CMOS. Digest of Technical Papers - IEEE International Solid-State Circuits Conference 56 : 290-291. ScholarBank@NUS Repository. https://doi.org/10.1109/ISSCC.2013.6487739|
|Abstract:||Conventional neural-recording systems face limitations in simultaneously achieving a good NEF and low power consumption [1-4]. This is because the input amplifier current consumption is dictated by an input-referred noise requirement that determines the system sensitivity, while the supply voltage is determined by a DR requirement at the analog recording chain output that limits the maximum achievable resolution of the A-to-D conversion. In this paper, a power-efficient neural-recording architecture using a DR-folding technique is presented to enable low-voltage operation without compromising the DR performance. The proposed architecture can operate with only half of the typically required supply voltage, which results in about 50% power reduction. © 2013 IEEE.|
|Source Title:||Digest of Technical Papers - IEEE International Solid-State Circuits Conference|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Mar 7, 2018
checked on Mar 9, 2018
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.